fifo_adc_exdes Entity Reference

Libraries
ieee
unisim

Use Clauses
ieee.std_logic_1164.all
ieee.std_logic_arith.all
ieee.std_logic_unsigned.all
unisim.vcomponents.all

Ports
WR_CLK	in std_logic
RD_CLK	in std_logic
WR_DATA_COUNT	out std_logic_vector ( 10 - 1 downto 0 )
RD_DATA_COUNT	out std_logic_vector ( 8 - 1 downto 0 )
RST	in std_logic
OVERFLOW	out std_logic
WR_EN	in std_logic
RD_EN	in std_logic
DIN	in std_logic_vector ( 16 - 1 downto 0 )
DOUT	out std_logic_vector ( 64 - 1 downto 0 )
FULL	out std_logic
EMPTY	out std_logic

Detailed Description

Definition at line 74 of file fifo_adc_exdes.vhd.

---

The documentation for this class was generated from the following file:

• otsdaq_prepmodernization/firmware/g-2/KickerControllerFirmware/GEL_CAPTAN/ipcore_dir/fifo_adc/example_design/fifo_adc_exdes.vhd