Ethernet_RAM Entity Reference

Libraries
ieee
XilinxCoreLib

Use Clauses
ieee.std_logic_1164.all

Ports
a	in STD_LOGIC_VECTOR ( 10 downto 0 )
d	in STD_LOGIC_VECTOR ( 63 downto 0 )
clk	in STD_LOGIC
we	in STD_LOGIC
spo	out STD_LOGIC_VECTOR ( 63 downto 0 )

Detailed Description

Definition at line 43 of file Ethernet_RAM.vhd.

---

The documentation for this class was generated from the following file:

• otsdaq_prepmodernization/firmware/g-2/KickerControllerFirmware/GEL_CAPTAN/ipcore_dir/Ethernet_RAM.vhd