otsdaq_prepmodernization  v2_05_02_indev
ethernet_FIFO.vhd
1 --------------------------------------------------------------------------------
2 -- This file is owned and controlled by Xilinx and must be used solely --
3 -- for design, simulation, implementation and creation of design files --
4 -- limited to Xilinx devices or technologies. Use with non-Xilinx --
5 -- devices or technologies is expressly prohibited and immediately --
6 -- terminates your license. --
7 -- --
8 -- XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" SOLELY --
9 -- FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR XILINX DEVICES. BY --
10 -- PROVIDING THIS DESIGN, CODE, OR INFORMATION AS ONE POSSIBLE --
11 -- IMPLEMENTATION OF THIS FEATURE, APPLICATION OR STANDARD, XILINX IS --
12 -- MAKING NO REPRESENTATION THAT THIS IMPLEMENTATION IS FREE FROM ANY --
13 -- CLAIMS OF INFRINGEMENT, AND YOU ARE RESPONSIBLE FOR OBTAINING ANY --
14 -- RIGHTS YOU MAY REQUIRE FOR YOUR IMPLEMENTATION. XILINX EXPRESSLY --
15 -- DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE --
16 -- IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR --
17 -- REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF --
18 -- INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A --
19 -- PARTICULAR PURPOSE. --
20 -- --
21 -- Xilinx products are not intended for use in life support appliances, --
22 -- devices, or systems. Use in such applications are expressly --
23 -- prohibited. --
24 -- --
25 -- (c) Copyright 1995-2017 Xilinx, Inc. --
26 -- All rights reserved. --
27 --------------------------------------------------------------------------------
28 --------------------------------------------------------------------------------
29 -- You must compile the wrapper file ethernet_FIFO.vhd when simulating
30 -- the core, ethernet_FIFO. When compiling the wrapper file, be sure to
31 -- reference the XilinxCoreLib VHDL simulation library. For detailed
32 -- instructions, please refer to the "CORE Generator Help".
33 
34 -- The synthesis directives "translate_off/translate_on" specified
35 -- below are supported by Xilinx, Mentor Graphics and Synplicity
36 -- synthesis tools. Ensure they are correct for your synthesis tool(s).
37 
38 LIBRARY ieee;
39 USE ieee.std_logic_1164.ALL;
40 -- synthesis translate_off
41 LIBRARY XilinxCoreLib;
42 -- synthesis translate_on
43 ENTITY ethernet_FIFO IS
44  PORT (
45  rst : IN STD_LOGIC;
46  wr_clk : IN STD_LOGIC;
47  rd_clk : IN STD_LOGIC;
48  din : IN STD_LOGIC_VECTOR(64 DOWNTO 0);
49  wr_en : IN STD_LOGIC;
50  rd_en : IN STD_LOGIC;
51  dout : OUT STD_LOGIC_VECTOR(64 DOWNTO 0);
52  full : OUT STD_LOGIC;
53  overflow : OUT STD_LOGIC;
54  empty : OUT STD_LOGIC;
55  valid : OUT STD_LOGIC
56  );
57 END ethernet_FIFO;
58 
59 ARCHITECTURE ethernet_FIFO_a OF ethernet_FIFO IS
60 -- synthesis translate_off
61 COMPONENT wrapped_ethernet_FIFO
62  PORT (
63  rst : IN STD_LOGIC;
64  wr_clk : IN STD_LOGIC;
65  rd_clk : IN STD_LOGIC;
66  din : IN STD_LOGIC_VECTOR(64 DOWNTO 0);
67  wr_en : IN STD_LOGIC;
68  rd_en : IN STD_LOGIC;
69  dout : OUT STD_LOGIC_VECTOR(64 DOWNTO 0);
70  full : OUT STD_LOGIC;
71  overflow : OUT STD_LOGIC;
72  empty : OUT STD_LOGIC;
73  valid : OUT STD_LOGIC
74  );
75 END COMPONENT;
76 
77 -- Configuration specification
78  FOR ALL : wrapped_ethernet_FIFO USE ENTITY XilinxCoreLib.fifo_generator_v9_3(behavioral)
79  GENERIC MAP (
80  c_add_ngc_constraint => 0,
81  c_application_type_axis => 0,
82  c_application_type_rach => 0,
83  c_application_type_rdch => 0,
84  c_application_type_wach => 0,
85  c_application_type_wdch => 0,
86  c_application_type_wrch => 0,
87  c_axi_addr_width => 32,
88  c_axi_aruser_width => 1,
89  c_axi_awuser_width => 1,
90  c_axi_buser_width => 1,
91  c_axi_data_width => 64,
92  c_axi_id_width => 4,
93  c_axi_ruser_width => 1,
94  c_axi_type => 0,
95  c_axi_wuser_width => 1,
96  c_axis_tdata_width => 64,
97  c_axis_tdest_width => 4,
98  c_axis_tid_width => 8,
99  c_axis_tkeep_width => 4,
100  c_axis_tstrb_width => 4,
101  c_axis_tuser_width => 4,
102  c_axis_type => 0,
103  c_common_clock => 0,
104  c_count_type => 0,
105  c_data_count_width => 10,
106  c_default_value => "BlankString",
107  c_din_width => 65,
108  c_din_width_axis => 1,
109  c_din_width_rach => 32,
110  c_din_width_rdch => 64,
111  c_din_width_wach => 32,
112  c_din_width_wdch => 64,
113  c_din_width_wrch => 2,
114  c_dout_rst_val => "0",
115  c_dout_width => 65,
116  c_enable_rlocs => 0,
117  c_enable_rst_sync => 1,
118  c_error_injection_type => 0,
119  c_error_injection_type_axis => 0,
120  c_error_injection_type_rach => 0,
121  c_error_injection_type_rdch => 0,
122  c_error_injection_type_wach => 0,
123  c_error_injection_type_wdch => 0,
124  c_error_injection_type_wrch => 0,
125  c_family => "virtex4",
126  c_full_flags_rst_val => 1,
127  c_has_almost_empty => 0,
128  c_has_almost_full => 0,
129  c_has_axi_aruser => 0,
130  c_has_axi_awuser => 0,
131  c_has_axi_buser => 0,
132  c_has_axi_rd_channel => 0,
133  c_has_axi_ruser => 0,
134  c_has_axi_wr_channel => 0,
135  c_has_axi_wuser => 0,
136  c_has_axis_tdata => 0,
137  c_has_axis_tdest => 0,
138  c_has_axis_tid => 0,
139  c_has_axis_tkeep => 0,
140  c_has_axis_tlast => 0,
141  c_has_axis_tready => 1,
142  c_has_axis_tstrb => 0,
143  c_has_axis_tuser => 0,
144  c_has_backup => 0,
145  c_has_data_count => 0,
146  c_has_data_counts_axis => 0,
147  c_has_data_counts_rach => 0,
148  c_has_data_counts_rdch => 0,
149  c_has_data_counts_wach => 0,
150  c_has_data_counts_wdch => 0,
151  c_has_data_counts_wrch => 0,
152  c_has_int_clk => 0,
153  c_has_master_ce => 0,
154  c_has_meminit_file => 0,
155  c_has_overflow => 1,
156  c_has_prog_flags_axis => 0,
157  c_has_prog_flags_rach => 0,
158  c_has_prog_flags_rdch => 0,
159  c_has_prog_flags_wach => 0,
160  c_has_prog_flags_wdch => 0,
161  c_has_prog_flags_wrch => 0,
162  c_has_rd_data_count => 0,
163  c_has_rd_rst => 0,
164  c_has_rst => 1,
165  c_has_slave_ce => 0,
166  c_has_srst => 0,
167  c_has_underflow => 0,
168  c_has_valid => 1,
169  c_has_wr_ack => 0,
170  c_has_wr_data_count => 0,
171  c_has_wr_rst => 0,
172  c_implementation_type => 2,
173  c_implementation_type_axis => 1,
174  c_implementation_type_rach => 1,
175  c_implementation_type_rdch => 1,
176  c_implementation_type_wach => 1,
177  c_implementation_type_wdch => 1,
178  c_implementation_type_wrch => 1,
179  c_init_wr_pntr_val => 0,
180  c_interface_type => 0,
181  c_memory_type => 1,
182  c_mif_file_name => "BlankString",
183  c_msgon_val => 1,
184  c_optimization_mode => 0,
185  c_overflow_low => 0,
186  c_preload_latency => 1,
187  c_preload_regs => 0,
188  c_prim_fifo_type => "1kx36",
189  c_prog_empty_thresh_assert_val => 2,
190  c_prog_empty_thresh_assert_val_axis => 1022,
191  c_prog_empty_thresh_assert_val_rach => 1022,
192  c_prog_empty_thresh_assert_val_rdch => 1022,
193  c_prog_empty_thresh_assert_val_wach => 1022,
194  c_prog_empty_thresh_assert_val_wdch => 1022,
195  c_prog_empty_thresh_assert_val_wrch => 1022,
196  c_prog_empty_thresh_negate_val => 3,
197  c_prog_empty_type => 0,
198  c_prog_empty_type_axis => 0,
199  c_prog_empty_type_rach => 0,
200  c_prog_empty_type_rdch => 0,
201  c_prog_empty_type_wach => 0,
202  c_prog_empty_type_wdch => 0,
203  c_prog_empty_type_wrch => 0,
204  c_prog_full_thresh_assert_val => 1021,
205  c_prog_full_thresh_assert_val_axis => 1023,
206  c_prog_full_thresh_assert_val_rach => 1023,
207  c_prog_full_thresh_assert_val_rdch => 1023,
208  c_prog_full_thresh_assert_val_wach => 1023,
209  c_prog_full_thresh_assert_val_wdch => 1023,
210  c_prog_full_thresh_assert_val_wrch => 1023,
211  c_prog_full_thresh_negate_val => 1020,
212  c_prog_full_type => 0,
213  c_prog_full_type_axis => 0,
214  c_prog_full_type_rach => 0,
215  c_prog_full_type_rdch => 0,
216  c_prog_full_type_wach => 0,
217  c_prog_full_type_wdch => 0,
218  c_prog_full_type_wrch => 0,
219  c_rach_type => 0,
220  c_rd_data_count_width => 10,
221  c_rd_depth => 1024,
222  c_rd_freq => 1,
223  c_rd_pntr_width => 10,
224  c_rdch_type => 0,
225  c_reg_slice_mode_axis => 0,
226  c_reg_slice_mode_rach => 0,
227  c_reg_slice_mode_rdch => 0,
228  c_reg_slice_mode_wach => 0,
229  c_reg_slice_mode_wdch => 0,
230  c_reg_slice_mode_wrch => 0,
231  c_synchronizer_stage => 2,
232  c_underflow_low => 0,
233  c_use_common_overflow => 0,
234  c_use_common_underflow => 0,
235  c_use_default_settings => 0,
236  c_use_dout_rst => 1,
237  c_use_ecc => 0,
238  c_use_ecc_axis => 0,
239  c_use_ecc_rach => 0,
240  c_use_ecc_rdch => 0,
241  c_use_ecc_wach => 0,
242  c_use_ecc_wdch => 0,
243  c_use_ecc_wrch => 0,
244  c_use_embedded_reg => 0,
245  c_use_fifo16_flags => 0,
246  c_use_fwft_data_count => 0,
247  c_valid_low => 0,
248  c_wach_type => 0,
249  c_wdch_type => 0,
250  c_wr_ack_low => 0,
251  c_wr_data_count_width => 10,
252  c_wr_depth => 1024,
253  c_wr_depth_axis => 1024,
254  c_wr_depth_rach => 16,
255  c_wr_depth_rdch => 1024,
256  c_wr_depth_wach => 16,
257  c_wr_depth_wdch => 1024,
258  c_wr_depth_wrch => 16,
259  c_wr_freq => 1,
260  c_wr_pntr_width => 10,
261  c_wr_pntr_width_axis => 10,
262  c_wr_pntr_width_rach => 4,
263  c_wr_pntr_width_rdch => 10,
264  c_wr_pntr_width_wach => 4,
265  c_wr_pntr_width_wdch => 10,
266  c_wr_pntr_width_wrch => 4,
267  c_wr_response_latency => 1,
268  c_wrch_type => 0
269  );
270 -- synthesis translate_on
271 BEGIN
272 -- synthesis translate_off
273 U0 : wrapped_ethernet_FIFO
274  PORT MAP (
275  rst => rst,
276  wr_clk => wr_clk,
277  rd_clk => rd_clk,
278  din => din,
279  wr_en => wr_en,
280  rd_en => rd_en,
281  dout => dout,
282  full => full,
283  overflow => overflow,
284  empty => empty,
285  valid => valid
286  );
287 -- synthesis translate_on
288 
289 END ethernet_FIFO_a;
ethernet_FIFO
Definition: ethernet_FIFO.vhd:43