otsdaq_prepmodernization  v2_05_02_indev
Ethernet_RAM_tb_rng.vhd
1 
2 --------------------------------------------------------------------------------
3 --
4 -- DIST MEM GEN Core - Random Number Generator
5 --
6 --------------------------------------------------------------------------------
7 --
8 -- (c) Copyright 2006_3010 Xilinx, Inc. All rights reserved.
9 --
10 -- This file contains confidential and proprietary information
11 -- of Xilinx, Inc. and is protected under U.S. and
12 -- international copyright and other intellectual property
13 -- laws.
14 --
15 -- DISCLAIMER
16 -- This disclaimer is not a license and does not grant any
17 -- rights to the materials distributed herewith. Except as
18 -- otherwise provided in a valid license issued to you by
19 -- Xilinx, and to the maximum extent permitted by applicable
20 -- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
21 -- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
22 -- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
23 -- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
24 -- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
25 -- (2) Xilinx shall not be liable (whether in contract or tort,
26 -- including negligence, or under any other theory of
27 -- liability) for any loss or damage of any kind or nature
28 -- related to, arising under or in connection with these
29 -- materials, including for any direct, or any indirect,
30 -- special, incidental, or consequential loss or damage
31 -- (including loss of data, profits, goodwill, or any type of
32 -- loss or damage suffered as a result of any action brought
33 -- by a third party) even if such damage or loss was
34 -- reasonably foreseeable or Xilinx had been advised of the
35 -- possibility of the same.
36 --
37 -- CRITICAL APPLICATIONS
38 -- Xilinx products are not designed or intended to be fail-
39 -- safe, or for use in any application requiring fail-safe
40 -- performance, such as life-support or safety devices or
41 -- systems, Class III medical devices, nuclear facilities,
42 -- applications related to the deployment of airbags, or any
43 -- other applications that could lead to death, personal
44 -- injury, or severe property or environmental damage
45 -- (individually and collectively, "Critical
46 -- Applications"). Customer assumes the sole risk and
47 -- liability of any use of Xilinx products in Critical
48 -- Applications, subject only to applicable laws and
49 -- regulations governing limitations on product liability.
50 --
51 -- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
52 -- PART OF THIS FILE AT ALL TIMES.
53 
54 --------------------------------------------------------------------------------
55 --
56 -- Filename: Ethernet_RAM_tb_rng.vhd
57 --
58 -- Description:
59 -- Random Generator
60 --
61 --------------------------------------------------------------------------------
62 -- Author: IP Solutions Division
63 --
64 -- History: Sep 12, 2011 - First Release
65 --------------------------------------------------------------------------------
66 --
67 --------------------------------------------------------------------------------
68 -- Library Declarations
69 --------------------------------------------------------------------------------
70 
71 
72 
73 
74 LIBRARY IEEE;
75 USE IEEE.STD_LOGIC_1164.ALL;
76 USE IEEE.STD_LOGIC_ARITH.ALL;
77 USE IEEE.STD_LOGIC_UNSIGNED.ALL;
78 
79 
81  GENERIC (
82  WIDTH : INTEGER := 32;
83  SEED : INTEGER :=2
84  );
85 
86  PORT (
87  CLK : IN STD_LOGIC;
88  RST : IN STD_LOGIC;
89  EN : IN STD_LOGIC;
90  RANDOM_NUM : OUT STD_LOGIC_VECTOR (WIDTH-1 DOWNTO 0) --OUTPUT VECTOR
91  );
92 END Ethernet_RAM_TB_RNG;
93 
94 ARCHITECTURE BEHAVIORAL OF Ethernet_RAM_TB_RNG IS
95 BEGIN
96  PROCESS(CLK)
97  VARIABLE RAND_TEMP : STD_LOGIC_VECTOR(WIDTH-1 DOWNTO 0):=CONV_STD_LOGIC_VECTOR(SEED,WIDTH);
98  VARIABLE TEMP : STD_LOGIC := '0';
99  BEGIN
100  IF(RISING_EDGE(CLK)) THEN
101  IF(RST='1') THEN
102  RAND_TEMP := CONV_STD_LOGIC_VECTOR(SEED,WIDTH);
103  ELSE
104  IF(EN = '1') THEN
105  TEMP := RAND_TEMP(WIDTH-1) XOR RAND_TEMP(WIDTH-2);
106  RAND_TEMP(WIDTH-1 DOWNTO 1) := RAND_TEMP(WIDTH-2 DOWNTO 0);
107  RAND_TEMP(0) := TEMP;
108  END IF;
109  END IF;
110  END IF;
111  RANDOM_NUM <= RAND_TEMP;
112  END PROCESS;
113 END ARCHITECTURE;